Synced from Workday · Jul 11

FPGA Design Engineer

University of RochesterRochester - NYPosted Jul 11, 2026
Embedded Software EngineerMid
Apply with one profileSave & get alerts

Mirrored from University of Rochester's own Workday careers system · refreshed hourly

1,387
Other open University of Rochester roles
Jul 11
Posted
Workday
Applicant system
Job description

As a community, the University of Rochester is defined by a deep commitment to Meliora - Ever Better. Embedded in that ideal are the values we share: equity, leadership, integrity, openness, respect, and accountability. Together, we will set the highest standards for how we treat each other to ensure our community is welcoming to all and is a place where all can thrive.

Job Location (Full Address):

250 East River Rd, Rochester, New York, United States of America, 14623

Opening:

Worker Subtype:

Regular

Time Type:

Full time

Scheduled Weekly Hours:

40

Department:

250548 LLE-Laboratory for Laser Energ

Work Shift:

UR - Day (United States of America)

Range:

UR URG 112

Compensation Range:

$70,600.00 - $105,800.00

The referenced pay range represents the minimum and maximum compensation for this job. Individual annual salaries/hourly rates will be set within the job's compensation range, and will be determined by considering factors including, but not limited to, market data, education, experience, qualifications, expertise of the individual, and internal equity considerations.

Responsibilities:

The Laboratory for Laser Energetics (LLE) of the University of Rochester is a unique national resource for research and education in science and technology focusing on using lasers to initiate fusion and high energy density physics.

The LLE Electronics and Controls Engineering group has a broad portfolio of custom embedded electronics and consumer off the shelf (COTS) products deployed across the lab. We are seeking an experienced FPGA design engineer to aid in the development of new solutions and support of the exiting install base of devices across the facility. The successful candidate should have a BSEE/BSEET and 3 years of experience or equivalent training and experience.

Requirements:


- Strong working knowledge of VHDL coding
- Experience with RTL simulation
- Familiarity with circuit design, development, and troubleshooting

Desired skills or experience includes:

- Experience with AMD/Xilinx Vivado or ISE
- Familiarity with high-speed transceivers used in PCIe or fiber optics
- Embedded programming in Linux
- CAD schematic capture

The University of Rochester is committed to fostering, cultivating, and preserving an inclusive and welcoming culture to advance the University’s Mission to Learn, Discover, Heal, Create – and Make the World Ever Better. In support of our values and those of our society, the University is committed to not discriminating on the basis of age, color, disability, ethnicity, gender identity or expression, genetic information, marital status, military/veteran status, national origin, race, religion, creed, sex, sexual orientation, citizenship status, or any other characteristic protected by federal, state, or local law (Protected Characteristics). This commitment extends to non-discrimination in the administration of our policies, admissions, employment, access, and recruitment of candidates, for all persons consistent with our values and based on applicable law.

View original posting on Workday

What applying to University of Rochester usually looks like

Based on publicly available information, candidates applying through workday to University of Rochester can typically expect an online application requiring a profile, resume upload, and completion of standardized questionnaires, which may include voluntary self-identification and eligibility questions. Given the wide range of roles, from clinical and healthcare positions to administrative, technical, and facilities-related jobs, screening criteria likely vary by department. Applicants may be asked to complete assessments or skills-based questions depending on the position. After submission, candidates can generally expect an automated confirmation, followed by review from recruiters or hiring managers. The process may include multiple stages, such as phone screening, panel discussions, or in-person interviews, though this can vary widely. Response times vary, and candidates are encouraged to monitor their Workday account and email for updates throughout the process.

Based on publicly available information. LandEarly does not verify interview process details.

Land this one early - before the req fills.

LandEarly tailors your resume and screening answers to each posting, submits while the role is still new, and tracks every application in one place.

Set up in minutes · Cancel anytime · No contract

Keep exploring

What this role pays, where else it is open, and how to write the application.

FPGA Design Engineer
University of Rochester · Rochester - NY
Apply